WR acquired APLAC in 2005 and has since integrated this world class, foundry-approved harmonic balance / transient circuit simulation engine into its product portfolio. This technology is only available within AWR design suites.

The APLAC simulation engine has been used in Nokia product development for more than a decade now as its enhanced harmonic balance method enables simulation of larger RFIC circuits faster and with less memory.

Today the APLAC harmonic balance simulation engine is further enhanced by releasing the patent-pending Multi-Rate Harmonic Balance. This technology enables to simulate designs that were previously beyond the reach of the harmonic balance technique, and provides a 5x speed increase when simulating large, complex multi-tone designs.

The APLAC simulator offers multi-level analyses which includes:

* DC operation point
* Linear frequency domain
* Time domain
* Multi-Rate Harmonic Balance
* Harmonic balance
* Phase noise
* Linear/non-linear noise including AC noise contributors, temperature
* Yield predictions and optimization